With onset of paradigms of System On Chip (SOC) to design a module for real time applications or voice codec"s, The SOC"s have different requirements for operands precision we propose a reusable FFT [2] using reconfigurable multiplier [6] . How ever, the FFT perform either combining N and N/2 bit multiplications in the same N bit tree multiplier. The key challenges in designing a reusable FFT are to limit the impact of flexibility on power operations that are needed for FFT butterfly to perform better than a conventional, dedicated FFT butterfly.
FAST FOURIER TRANSFORMS

Introduction:
A broad class of applications requires the analysis of signals by determining their sinusoidal components that is achieved by transforming a sequence {x[n]} of length L < N into a sequence of frequency samples {X[k]} of length N. These Frequency samples are obtained by evaluating the Fourier transform X(ω) at a set of x [n] . DFT provides the decomposition of input into N periodic components.
Discrete transform of x[n] is given by DFT as
Thus the transform provides a mutually unique way of correspondence between the sequence of N samples in the original domain and the sequence of frequency domain (spectral) coefficients of the same length.
Discrete Fourier transform is also defined by the core matrix …….1.2
The basis functions are sampled complex exponential functions. The essence of the Fourier transform of a wave form is to decompose or separate wave form into a sum of sinusoids of different freq. In other word, the Fourier transform identifies or distinguishes the different freq sinusoids, and their amplitudes, which combine to form an arbitrary wave form. Freq domain representation of a function contains exactly the same information as that of the original function.
The N separate DFT [1] analysis frequencies or set of frequency samples which define the spectrum on frequency axis, whose discrete frequency locations are given by The frequency resolution of the DFT is equal to the frequency increment F/N and is also referred as bin spacing. The X(0) DFT term corresponds to magnitude "DC" term. 
Radix-4 FFT Algorithm
Let us begin by describing a radix-4 decimation-in-frequency FFT algorithm briefly. We split or decimate the N-point input sequence into four subsequences
The radix-4 butterfly is depicted in Figure 1 .1(a) and in a more compact form in Its input is in normal order and its output is in digit-reversed order. It has exactly the same computational complexity as the decimation-in-time radex-4 FFT algorithm.
IMPLEMENTATION OF FFT
Architectural description
In an FFT implementation there are many parameters that can be made flexible and reconfigurable. In the FFT design of this paper, the focus of flexibility features was on the number of points (N ), operand scaling and, more interestingly, the twin-precision techni-que. The general architecture for the proposed implementation is a radix-4 DIF FFT butterfly which is fed with complex values from an internal RAM [6] . The following figure 2.0 gives the architectural view of the FFT description as detailed below. Energy RAM: This block is a memory element which stores the obtained energy points. The data stored used to the Psychoacoustic model for calculation of SMR (threshold masking energies).
Operational description:
The 16 bit sample points are fed to the input RAM block where these points get stored in the specified locations the first two and last two locations of the input RAM are stored with zero"s to consider the offset of 2 and centering effect. Once the input to the RAM get stored fully i. This results in the increment of the stage count to "10". Similarly stage 2 followed by the stage 3 operation get carried out. Once done3 is generated the output of the FFT block is passed down to the energy RAM of 16 points. This process iterations are repeated for complete set of speech data passes to the module. This results in the increment of the stage count to "10". Similarly stage 2 followed by the stage 3 operation get carried out. Once done signal 3 is generated the output of the FFT block is passed down to the energy RAM of 16 points. This process iterations are repeated for complete set of speech data passes to the module. The FFT points are available after third stage and these points are stored in RAM in parallel these points are used to calculate energy of respective points and store them in Energy RAM. This will be used to calculate the masking threshold and signal to masking ratio required in Psychoacoustic model. Of all the components floating point adder and twinprecision multipliers form the core basis components, which are intended to operate on floating data, which components are coded in RTL style of coding.
SIMULATION RESULTS
To verify reusable FFT engine design, the randomized testvector values from Matlab [7] were imported to the VHDL 8.i [8] simulator. The output results of our FFT engine were then compared with the reference results. Due to the complex-valued representation, a 32-bit calculation actually is made up of a 16-bit real and a 16-bit imaginary calculation, in the same way as a 16-bit calculation is represented by an 8-bit real and an 8-bit imaginary one.
The design was synthesized with Design Compiler [9] , using a cell library of a commercial 0.13-µm CMOS technology. To obtain estimations on timing and power dissipation, PrimeTime [10] and Prime Power [11] were used. Table 3 .0 shows the delay for a reconfigurable 32-bit butterfly compared to a dedicated 32-bit butterfly and a dedicated 16bit butterfly.
Delay:
The delay in the reconfigurable butterfly has two different values depending on in which mode it is operating. When the butterfly is operating in reconfigurable mode, two 16-bit butterflies are calculated simultaneously.
In this mode, the critical path is 4.14 ns this is because the multiplier and the adders is substantially shorter in this mode. Since the 32-bit reconfigurable butterfly can calculate two 16-bit butterflies simultaneously, the throughput is higher in the reconfigurable butterfly than in the dedicated 16-bit butterfly.
Area:
The area required for a reconfigurable butterfly is more compared to dedicated butterfly. The extra logic area is about 21% more for reconfigurable butterfly as shown in table 3. Table 3 .0. The energy has been calculated by running power simulations, in which the dedicated butterflies were operated at maximum speed while the reconfigurable butterfly was operated at its maximum single precision mode. Because the FFT algorithm operates with iteration over the butterfly, values are read and written to a local memory many times throughout the FFT calculation. This reading and writing to the RAM is a great part of the whole energy dissipation in the FFT calculation. By using the twin-precision technique, the number of memory accesses in the calculation phase can be reduced by 50% compared to a dedicated full-precision butterfly.
This will reduce the energy dissipation substantially as shown in the figure 3.0 Thus, considering the ratio of low-to full-precision operations, the break-even point when the usage of a twinprecision FFT makes sense is reduced further. 
CONCLUSION
A reconfigurable FFT, the calculation core of the design, the butterfly unit, is shown to be of significance for the final implementation quality in aspects of area, delay and power dissipation. The 32-bit reconfigurable precision butterfly has been compared to both a dedicated 32-bit butterfly and a dedicated 16-bit butterfly. When calculating at least 27% half precision calculations, we can effect savings in electric energy dissipation by using a flexible reconfigurable butterfly, instead of one or two dedicated butterflies.
The reconfigurable butterfly makes it possible to calculate two half-precision butterflies simultaneously with half the number of accesses to the RAM during calculation, compared to a dedicated full precision butterfly. 
